



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

| APPLICATION NO.      | FILING DATE | FIRST NAMED INVENTOR | ATTORNEY DOCKET NO. | CONFIRMATION NO. |
|----------------------|-------------|----------------------|---------------------|------------------|
| 10/613,656           | 07/03/2003  | Anthony Zalenski     | 1970-0005C          | 2953             |
| 60533                | 7590        | 03/09/2009           | EXAMINER            |                  |
| TOLER LAW GROUP      |             |                      | JAMAL, ALEXANDER    |                  |
| 8500 BLUFFSTONE COVE |             |                      |                     |                  |
| SUITE A201           |             |                      | ART UNIT            | PAPER NUMBER     |
| AUSTIN, TX 78759     |             |                      | 2614                |                  |
|                      |             |                      | MAIL DATE           | DELIVERY MODE    |
|                      |             |                      | 03/09/2009          | PAPER            |

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

|                              |                        |                     |  |
|------------------------------|------------------------|---------------------|--|
| <b>Office Action Summary</b> | <b>Application No.</b> | <b>Applicant(s)</b> |  |
|                              | 10/613,656             | ZALENSKI ET AL.     |  |
|                              | <b>Examiner</b>        | <b>Art Unit</b>     |  |
|                              | ALEXANDER JAMAL        | 2614                |  |

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

#### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

#### Status

1) Responsive to communication(s) filed on 08 December 2008.

2a) This action is **FINAL**.                    2b) This action is non-final.

3) Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

#### Disposition of Claims

4) Claim(s) \_\_\_\_\_ is/are pending in the application.

4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.

5) Claim(s) \_\_\_\_\_ is/are allowed.

6) Claim(s) 1,2,4-7,11-15,17-19,21-23,44-55 is/are rejected.

7) Claim(s) \_\_\_\_\_ is/are objected to.

8) Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

#### Application Papers

9) The specification is objected to by the Examiner.

10) The drawing(s) filed on \_\_\_\_\_ is/are: a) accepted or b) objected to by the Examiner.

    Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).

    Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).

11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

#### Priority under 35 U.S.C. § 119

12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).

a) All    b) Some \* c) None of:

1. Certified copies of the priority documents have been received.
2. Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

#### Attachment(s)

|  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)                     | 4) <input type="checkbox"/> Interview Summary (PTO-413)           |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948) | Paper No(s)/Mail Date. _____ .                                    |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)          | 5) <input type="checkbox"/> Notice of Informal Patent Application |
| Paper No(s)/Mail Date _____ .  | 6) <input type="checkbox"/> Other: _____ .                        |

## **DETAILED ACTION**

### ***Response to Amendment***

1. Based upon the submitted restriction election, the examiner notes that claims 1-23 have been selected and claims 24-43 have been withdrawn from consideration.
2. The examiner withdraws the previous office action and issues a new, non-final office action maintaining the 101 rejection and also prior art assumption assuming the preamble of the independent claims are changed to overcome the 101.

### ***Claim Rejections - 35 USC § 101***

1. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

**Claims 1-55** are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. The claimed subject matter can be implemented and entirely contained within a processor. There is no concrete or real world result, only manipulation of abstract data. Applicant's claimed device is a microprocessor implementing as finite state machine which is, by definition, an **abstract** set of state. This is non-statutory subject matter and hence is not patentable. Applicant has not drawn the finite state machine to any real world device other than a protocol engine (which is also abstract) implemented entirely inside a **virtual** machine (processor).

For the purpose of examination, the examiner assumes the independent claims all read ‘a modem with a telecommunications protocol engine... ...’ or ‘a method of implementing a telecommunications protocol engine inside a modem... ...’.

***Claim Rejections - 35 USC § 112***

2. The following is a quotation of the second paragraph of 35 U.S.C. 112:

The specification shall conclude with one or more claims particularly pointing out and distinctly claiming the subject matter which the applicant regards as his invention.

3. **Claims 1-55** rejected under 35 U.S.C. 112, second paragraph, as being indefinite for failing to particularly point out and distinctly claim the subject matter which applicant regards as the invention.

The independent claims recite a first memory and a second memory. It is not clear what defines a memory or how to distinguish one memory from another. For the purpose of examination the examiner assumes each address location in a memory may be read as a separate memory.

As per **claims 48,49**, the claims recite that the first memory **includes** a flash device, and the second memory **includes** a RAM device. It is again not clear what separates one memory from another as applicant is already stating in the claims that a ‘first memory device’ may comprise more than just a single flash memory device or Ram memory device. It is not clear what defines a ‘memory’.

As per **claim 51**, it is not clear what exactly defines ‘template state data’ as such it is not clear how one template state data is determined at least partially by another

template state data. For the purpose of examination the examiner reads the separate templates (finite state machines) of Moon as being interdependent since they are both implemented by the same processor in the same system.

As per **claim 53**, it is not clear what distinguishes a single ‘virtual machine instruction’.

***Claim Rejections - 35 USC § 103***

4. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

(a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negated by the manner in which the invention was made.

5. **Claims 1-24** rejected under 35 U.S.C. 103(a) as being unpatentable over Bullman et al. (US 20040252703 A1).

6. **Claims 1-55** rejected under 35 U.S.C. 103(a) as being unpatentable over Bullman et al. (US 20040252703 A1) as applied to claims 1,5,14,18, and further in view of Moon (US 20020161907 A1).

As per **claims 1,14**, Bullman discloses a modem comprising a protocol selection function (para. 9). Each protocol that may be selected is comprised of a template (the inherent instructions to perform said protocol). Bullman discloses that the system may be implemented on a processor (which inherently comprises memory in order to function) (para. 47). The ‘intermediate protocols’ are the protocol templates that are initialized (ABSTRACT). If a first protocol is not detected then the a second protocol is attempted (ABSTRACT). The examiner reads the microprocessor system as a ‘virtual machine’. Bullman contemplates that various types of memory could be used. The system (virtual machine) must inherently store and read the various protocol in order to retrieve and process them during the selection process. This would inherently comprise the CPU steps of claim 1. Further, the system must inherently send ‘state data’ in order properly determine if the memory has been correctly read or written to (the state data could be clocking or bus interface information for example). The system is a digital system implemented on a processor with memory and as such requires software and firmware in order to implement the disclosed protocol selection function. Each protocol has a selectable state and a ‘template’ in order to interface with the rest of the system. As such there is one ‘template’ associated with each protocol. Each protocol and virtual machine state and instruction requires a separate memory area (first, second third ect. memory). However, Bullman does not provide the specifics of implementing the processor in the protocol selection system, including using FLASH RAM with the processor and interacting with the selectable states via

Moon discloses using a finite state machine implemented in a processor in order to implement an adaptable, multi-protocol system (ABSTRACT). It would have been obvious to one skilled in the art at the time of this application to use a well known processor implementation as a matter of design choice.

The examiner contends it would have been obvious to one skilled in the art at the time of this application to use any well known processor/ram configurations (including FLASH RAM) as a matter of design choice.

As per **claims 7,22,23**, they are rejected as per the claim 1 rejection.

As per **claims 2,6,15,19**, Bullman discloses using DHCP or another protocol, but does not specify the group of protocols consisting of (DHCP,H.323,STUN, and SIP).

Bull contemplates that other known types of protocols may be used (para. 48). It would have been obvious to one skilled in the art at the time of this application to use any well known protocols as a matter of design choice.

As per **claim 5,18**, after a first protocol is attempted, if it is not successful another (second) protocol will be activated in the same manner as the first (claim 1 rejection). Each protocol and associated instructions for interfacing with the system by that particular protocol is considered a separate template, and separate set of virtual machine instructions.

As per **claims 11-13**, it would have been obvious to use a well known connection means (such as a parallel or serial bus) in order for the processor and ram to communicate.

As per **claims 4,8,17,21**, they are rejected as per claim 3 rejection. The system inherently comprises I/O ports for the purpose of each component communicating to each other.

As per **claim 44,52**, Moon discloses (para. 103) a configuration table and exception table for each finite state machine (or 'template' as claimed by applicant) where the state and behavior of the template may be changed. The tables require separate memory to function (a second memory). The 'updated' template state data must be read from a memory in order to be acted upon.

As per **claim 45**, since the behavior of the template will change, it will communicate different information to the processor (subsequent virtual machine instructions) based on any changes to the template.

As per **claim 46**, it would have been obvious to one skilled in the art that a signaling bus to a 'memory' could have less lines than memory-address storage places in said memory. As such the data transferred to the memory over said bus would have to be performed sequentially (at different times).

As per **claim 47**, as per the rejections above it is not clear how to exactly define a 'memory'. However, the examiner contends that each memory device would be chosen

as a matter of design choice (storage capacity versus cost/space). It would have been obvious to design the memories to be the desired size per the particular application.

As per **claims 48,49**, moon discloses a Flash and RAM used with the processor used to implement the finite state machine.

As per **claim 50**, the system can select any number of protocols to be used. This would require a request to implement a protocol (such as a second protocol), memory to communicate/store the request. Moon discloses (para. 103) a configuration table and exception table for each finite state machine (the 'template' is the inherent interface between the finite state machine and the microprocessor) where the state and behavior of the template may be changed. The tables require separate memory to function (a second memory).

As per **claim 51,54**, Moon discloses the interdependent templates as per the 112 rejection above. Additionally, Bullman discloses (abstract) that a first protocol is attempted, and based on the results of that protocol initialization, a seocond protocol may be initialized.

As per **claim 53,55**, the examiner reads the address where each 'virtual machine instruction' is stored as a separate memory. As such they will not be stored concurrently.

### **Response to Arguments**

1. Applicant's arguments have been considered but are moot in view of the new ground(s) of rejection.

As per applicant's argument that the claimed subject matter is patentable, the examiner disagrees. Applicant's claimed device is a microprocessor implementing as finite state machine which is, by definition, an **abstract** set of states. This is non-statutory subject matter and hence is not patentable. Applicant has not drawn the finite state machine to any real world device other than a protocol engine (which is also abstract) implemented entirely inside a **virtual** machine (processor).

As per applicant's arguments concerning claims 46-55, the examiner notes the new rejections above.

As per applicant's arguments concerning claim 14, the examiner notes that Bullman clearly discloses implementing (initializing using template state data) a second protocol based on the results of a first protocol being attempted. This would be implemented specifically as a finite state machine, as taught by Moon.

2. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37

CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Alexander Jamal whose telephone number is 571-272-7498. The examiner can normally be reached on M-F 9AM-6PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Curtis A Kuntz can be reached on 571-272-7499. The fax phone numbers for the organization where this application or proceeding is assigned are **571-273-8300** for regular communications and **571-273-8300** for After Final communications.

/Alexander Jamal/

Primary Examiner, Art Unit 2614

Examiner Alexander Jamal

March 6, 2009